

## CLAIMS

I claim:

1. An apparatus, comprising:

5 a memory device including a block of memory operable to store data, said memory device being adapted to at least partially erase said block of memory in a first erase cycle and in a second erase cycle subsequent to the first erase cycle, said memory device being further adapted to determine an erase performance for said block of memory during the first erase cycle, said memory device being further adapted to apply an erase pulse to said block of  
10 memory during the second erase cycle having an erase pulse voltage level based at least in part on the erase performance of said block of memory during the first erase cycle.

2. The apparatus of claim 1, wherein the erase pulse comprises an initial erase pulse applied to said block of memory during the second erase cycle.

15 3. The apparatus of claim 2, wherein said memory device is further adapted to apply an initial erase pulse to said block of memory during the first erase cycle having an erase pulse voltage level, and wherein the erase pulse voltage level of the initial erase pulse applied to said block of memory during the second erase cycle is greater than the erase pulse voltage level of the  
20 initial erase pulse applied to said block of memory during the first erase cycle.

4. The apparatus of claim 1, wherein the erase performance of said block of memory during the first erase cycle is based at least in part on the amount of time required to erase said block of memory.

25 5. The apparatus of claim 1, wherein said memory device is further adapted to apply a plurality of erase pulses to said block of memory during the first erase cycle and to count the number of erase pulses applied to said block of memory during the first erase cycle, said memory device being further adapted to determine the erase pulse voltage level of the erase pulse applied  
30 to said block of memory during the second erase cycle based at least in part on the number of erase pulses applied to said block of memory during the first erase cycle.

6. The apparatus of claim 5, wherein said memory device is further adapted to compare the number of erase pulses applied to said block of memory during the first erase cycle to a threshold number of erase pulses and to change the erase pulse voltage level of the erase pulse applied to  
5 said block of memory during the second erase cycle if the number of erase pulses applied to said block of memory during the first erase cycle is not less than the threshold number of erase pulses.

7. The apparatus of claim 1, wherein said memory device further includes a memory  
10 location adapted to store the erase pulse voltage level of the erase pulse, and wherein said memory device is further adapted to store the erase pulse voltage level of the erase pulse in said memory location.

8. The apparatus of claim 7, wherein said block of memory comprises a first block of  
15 memory and said memory location comprises a first memory location uniquely associated with said first block of memory, wherein said memory device further comprises a second block of memory and a second memory location uniquely associated with said second block of memory, and wherein said second memory location is adapted to store an erase pulse voltage level associated with an erase pulse applied to said second block of memory.

20 9. A method, comprising:

determining the erase performance of a block of memory of a memory device during a first erase cycle of the block of memory; and,

using the determined erase performance to optionally set the erase pulse voltage  
25 level of an erase pulse applied to the block of memory during a second erase cycle subsequent to the first erase cycle.

10. The method of claim 9, wherein determining the erase performance of the block of  
memory comprises monitoring the amount of time required to erase the block of memory during  
30 the first erase cycle.

11. The method of claim 9, wherein determining the erase performance of the block of memory comprises counting a total number of erase pulses applied to the block of memory during the first erase cycle.
- 5 12. The method of claim 11, wherein using the determined erase performance to optionally set the erase pulse voltage level comprises comparing the total number of erase pulses to a threshold number of erase pulses, and setting the erase pulse voltage level of the erase pulse if the total number of erase pulses is not less than the threshold number of erase pulses.
- 10 13. The method of claim 9, wherein the erase pulse voltage level comprises an initial erase pulse voltage level.
14. The method of claim 9, wherein the method further comprises, if the erase pulse voltage level is set, storing the erase pulse voltage level of the erase pulse in a memory location uniquely  
15 associated with the block of memory.
15. The method of claim 9, wherein the block of memory is a first block of memory and the method further comprises:  
determining the erase performance of a second block of memory of the memory  
20 device during a first erase cycle of the second block of memory; and,  
using the determined erase performance to optionally set the erase pulse voltage level of an erase pulse applied to the second block of memory during a second erase cycle subsequent to the first erase cycle.
- 25 16. The method of claim 15, wherein the method further comprises, if the erase pulse voltage level of an erase pulse applied to the second block of memory is set, storing the erase pulse voltage level of the erase pulse applied to the second block of memory in a memory location uniquely associated with the second block of memory.

17. An apparatus, comprising:

a first block of memory operable to store data and to be at least partially erased in a first erase cycle and in a second erase cycle subsequent to the first erase cycle;

a first memory location uniquely associated with said first block of memory, said first memory location being adapted to store an initial erase pulse voltage level for an erase pulse to be applied to said first block of memory during the second erase cycle;

a second block of memory operable to store data and to be at least partially erased in a first erase cycle and in a second erase cycle subsequent to the first erase cycle;

a second memory location uniquely associated with said second block of memory, said second memory location being adapted to store an initial erase pulse voltage level for an erase pulse to be applied to said second block of memory during the second erase cycle; and,

a processing unit adapted to evaluate erase performance of said first block of memory during the first erase cycle therefor and to evaluate erase performance of said second block of memory during the first erase cycle therefor, said processing unit being further adapted to establish and store the initial erase pulse voltage level of the erase pulse applied to said first block of memory based at least in part on the evaluated erase performance of said first block of memory, and said processing unit being further adapted to establish and store the initial erase pulse voltage level of the erase pulse applied to said second block of memory based at least in part on the evaluated erase performance of said second block of memory.

18. The apparatus of claim 17, wherein the initial erase pulse voltage level for an erase pulse to be applied to said first block of memory during the second erase cycle thereof is different than the initial erase pulse voltage level for an erase pulse to be applied to said second block of memory during the second erase cycle thereof.

19. The apparatus of claim 17, wherein said apparatus further comprises a voltage source operable to apply erase pulses having respective desired erase pulse voltage levels to said first block of memory and to said second block of memory in response to signals received from said processing unit.

20. The apparatus of claim 17, wherein said processing unit is further adapted to count erase pulses applied to said first block of memory during the first erase cycle thereof in order to evaluate erase performance of said first block of memory and to compare the count to a threshold value in order to determine whether to increase the initial erase pulse voltage for an erase pulse to be applied to said first block of memory during the second erase cycle thereof, and wherein  
5 said processing unit is further adapted to count erase pulses applied to said second block of memory during the first erase cycle thereof in order to evaluate erase performance of said second block of memory and to compare the count to a threshold value in order to determine whether to increase the initial erase pulse voltage for an erase pulse to be applied to said second block of  
10 memory during the second erase cycle thereof.